and modified for AFP [7]. It contains 26880 pixels configured in an array of 80x336 with a pitch of 32 250x50 µm 2 . The FEI4B chip is SEU (Single Event Upset) tolerant and built using the radiation-hard 33 technology. It delivers 8b/10b-encoded data at 160 Mbps rate. In addition to the coordinates of fired 34 pixels, the FEI4B can deliver a trigger signal if any of the enabled pixels records a hit. This signal is 35 5 Corresponding author
. In 2017, the stations in the other arm will be 27 installed and the far stations on both sides will also be equipped with 
49
The signals are then sent to a dedicated ASIC hitbus chip, installed on a Local Trigger Board (LTB) in 50 each station (see Figure 2) . The chip has only 3 inputs and a set of jumpers at the LTB allows selection 51 of three out of four FEI4B modules to produce logical OR, AND or majority vote depending on the 52 chip configuration. The output from the chip is in a CMOS standard and the signal is synchronized 53 with the LHC clock. The LTB provides the level conversion to the NIM standard before sending the 54 pulse to the ATLAS first level trigger hardware located in the counting house. The main component of the AFP readout path is the HSIO-II board (Figure 3) . It houses the Xilinx 72
Artix 200 FPGA, which provides the data flow for the data acquisition system (central chip in Figure  73 3). The other components contributing to and controlling the AFP DAQ system are the TTC 74 mezzanine, RCE mezzanine and SFP output lines. 75 76 77 command for four tracking modules we use two sections of the hitbus chip each one serving three 87 front-ends. In the future, one of the remaining two inputs at the hitbus chip will be used to connect the 88 signals from the time-of-flight detectors. 89
On the return path, the FEI4B modules send the event data in the form of the 8b/10b-encoded 90 serial data stream at 160 Mbps. The stream of the front-end data arriving via the ZONE3 connector is 91 then deserialized, decoded and stored in a FIFO to become part of the event fragment building. When 92 the data from all front-ends arrive, the FPGA forms a single data fragment and sends it off via the SFP 93 output line to the ATLAS Readout System (ROS -the ATLAS-wide interface between the detector 94 specific DAQ subsystems and the central ATLAS DAQ). The FIFO is a derandomizer, which allows 95 the buffering of few events in the case when the link to the ROS is overloaded. A number of events in 96 the FIFO exceeding a high limit can lead to the generation of a BUSY signal at the front panel 97
connector. 98
Control path 99
The data flow from the front-ends to the ROS is controlled by a chain of interconnected software 100 modules (see Figure 4) 
